

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors:

Richard K. Williams; Michael E. Cornell; Wai Tien Chen

Assignee:

Advanced Analogic Technologies, Inc.

Title:

Modular Bipolar-CMOS-DMOS Analog Integrated Circuit And Power

Technology

Serial No.:

10/767,419

Filing Date:

01/29/2004

Examiner:

Unknown

Group Art Unit:

2822

Docket No.:

AAT007-2C US

Confirmation No.:

4453

Santa Clara, California March 4, 2005

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, VA 22313-1450

SUBMISSION OF FORMAL DRAWINGS

Dear Sir:

Applicants submit Two Hundred and Seventeen (217) sheets of formal drawings, consisting of Figs. 1A, 1B, 1C, 2A, 2B, 2C, 2D, 3, 4A, 4B, 4C, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C, 8A, 8B, 9A, 9B, 9C, 9D, 9E, 9F, 10A, 10B, 10C, 10D, 10E, 10F, 10G, 10H, 10I, 10J, 10K, 10L, 11A, 11B, 11C, 11D, 11E, 11F, 11G, 11H, 11I, 11J, 11K, 11L, 12A, 12B, 12C, 13A, 13B, 13C, 13D, 13E, 13F, 13G, 13H, 13I, 14A, 14B, 14C, 14D, 14E, 14F, 14G, 14H, 14I, 14J, 14K, 14L, 14M, 14N, 14O, 14P, 15A, 15B, 15C, 15D, 15E, 15F, 16A, 16B, 16C, 16D, 16E, 16F, 17A, 17B, 17C, 17D, 17E, 17F, 17G, 17H, 17I, 17J, 17K, 17L, 17M, 17N, 17O, 17P, 17Q, 17R, 17S, 17T, 17U, 17V, 17W, 17X, 17Y, 17Z, 17AA, 17BB, 18A-1, 18A-2, 18A-3, 18A-4, 18B-1, 18B-2, 18B-3, 18B-4, 18C, 18D, 18E, 18F, 18G, 18H, 19A, 19B, 19C, 19D, 19E, 19F, 19G, 19H, 20A, 20B, 21, 22A, 22B, 22C, 22D, 22E, 23A, 23B, 23C,

SILICON VALLEY PATENT GROUP LLP 2350 Mission College Blvd. Suite 360 Santa Clara, CA 95054 (408) 982-8200 FAX (408) 982-8210 23D, 23E, 24A, 24B, 24C, 24D, 24E, 25D, 26D, 27D, 28D, 29D, 30D, 31D, 32D, 33D, 34D, 35A, 35B, 35C, 35D, 35E, 36D, 37D, 38E, 39E, 40A, 40B, 40C, 40D, 40E, 41A, 41B, 41C, 41D, 41E, 42A, 42B, 42C, 42D, 42E, 43B, 43C, 43E, 44B, 44C, 44E, 45A, 45B, 45C, 45E, 46A, 46B, 46C, 46E, 47D, 48A, 48E, 49A, 49E, 50A, 50E, 51A, 51E, 52A, 52D, 52E, 53A, 53D, 53E, 54A, 54B, 54C, 54D, 54E, 55D, 56D, 57E, 58E, 59A, 59B, 59C, 59D, 60A, 60B, 60C, 60D, 61A, 61D, 61E, 62A, 62B, 62C, 62D, 62E, 63A, 63B, 63C, 63D, 63E, 64A, 64B, 64C, 64D, 64E, 65A, 65B, 65C, 65D, 65E, 66A, 66B, 66C, 66D, 66E, 67A, 67B, 67C, 67D, 67E in the above-named application. If there are any questions regarding these drawings, please call the undersigned at (408) 982-8200, ext. 1.

5

CERTIFICATE OF MAILING BY "FIRST CLASS"

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the below date.

Attorney for Applicant(s)

Date of Signature

Respectfully submitted,

David E. Steuber

Attorney for Applicant(s)

Reg. No. 25,557

SILICON VALLEY
PATENT GROUP LLP

2350 Mission College Blvd. Suite 360 Santa Clara, CA 95054 (408) 982-8200 FAX (408) 982-8210